

Problem Statement:

Design a synchronous sequential circuit with:

- One input: **X**
- One Mealy output: **Z**

The output **Z = 1** if and only if:

1. The total number of received 1's is divisible by 4.
2. The total number of received 0's is odd.

The circuit updates at every positive edge of the clock.